EV71YEM1GE2014-BA0醫療設備
    發布者:lingliang  發布時間:2023-02-03 16:22:13  訪問次數:217

          CLK_IN input frequency must be in the range 5 to 60 MHz. Out of this range, the performances may be decreased. In case of multi-cameras synchronization (means more than one camera on one acquisition board):

          ? the "master" camera will provide DATA, STROBE and LVAL signals to the acquisition board. The others will only provide DATA.

          ? the external clock CLK_IN must be input on each cameras to guaranty perfect data synchronization. 

          ? the trigger(s) input (TRIG1 and/or TRIG2) must be input on each cameras. It is recommended to synchronize the rising edge of these signals on the CLK_IN falling edge.

          ? cables must be balanced between each cameras (same quality, same length) to ensure perfect cameras synchronization.

          ? the CLK_IN frequency must be equal to the two CCD register frequency. It means that the user shall use either H=2 (2 taps at CLK_IN data rate) or H=10 (1 tap at 2xCLK_IN data rate). Using H=1 clock mode will provide LVAL jitter on the "slave" camera.

         ? Only "triggered and integration time controlled" (M=3 or M=4) can be used. These modes ensure perfect readout phase starting for each cameras.

         Signal Name I/O Type Description TRIG1 I RS644 CC1 – Synchronization input (refer to “Synchronization Mode” on page 6) TRIG2 I RS644 CC2 – Start Integration period in dual synchro mode (refer to “Synchronization Mode” on page 6) CLK_IN I RS644 CC4 – External clock for (multi-)camera synchronization (refer to “Synchronization Mode” on page 6

         Signal Name I/O Type Description ODD[11-0] O RS644 Odd pixel data (refer to “Output Data Timing” on page 8), ODD-00 = LSB, ODD-11 = MSB EVEN[11-0] O RS644 Even pixel data (refer to “Output Data Timing” on page 8), EVEN-00 = LSB, EVEN-11 = MSB STROBE O RS644 Output data clock (refer to “Output Data Timing” on page 8), data valid on the rising edge LVAL O RS644 Line valid (refer to “Output Data Timing” on page 8), active high signa

         The Camera Link interface provides two LVDS signal pairs for the communication between the camera and the frame grabber. This is an asynchronous serial communication based on RS-232 protocol. The configuration of the serial line is: ? Full duplex/without handshaking ? 9600 bauds, 8-bit data, no parity bit, 1 stop bit

         mmand Syntax The valid syntax is "S = n(CR)" with: ? S: command identification as per “Camera Command and Control” on page 5. S is a single character in upper case. ? n: setting value. ? (CR): means "carriage return". no space, nor tab may be inserted between S, =, n and (CR). Example of a valid command: ? G = 3(CR): sets the camera to gain 3 (refer to “Camera Command and Control” on page 5 for exact value calculation). Example of non valid commands: ? G = 3(CR): spaces ? g = 3(CR): g instead of G ? G = 1040(CR): 1040 is outside of range

    免責聲明:線纜網轉載作品均注明出處,本網未注明出處和轉載的,是出于傳遞更多信息之目的,并不意味 著贊同其觀點或證實其內容的真實性。如轉載作品侵犯作者署名權,或有其他諸如版權、肖像權、知識產權等方面的傷害,并非本網故意為之,在接到相關權利人通知后將立即加以更正。聯系電話:0571-87774297。
0571-87774297  
主站蜘蛛池模板: 国产色爽免费视频| 无码人妻精一区二区三区| 人妻少妇一区二区三区| 美国式禁忌矿桥矿17集| 国产亚洲综合色就色| 国产成人精品亚洲2020| 国产精品热久久无码AV| 99久久精品日本一区二区免费| 尤物在线观看精品国产福利片| 久久99热只有频精品8| 日韩人妻系列无码专区| 亚洲av成人片在线观看| 欧美日韩在线免费| 亚洲精品动漫免费二区| 特级毛片爽www免费版| 免费v片在线观看视频网站| 精品国产一区二区三区不卡| 四虎国产精品免费视| 色综合67194| 国产亚洲精品精品国产亚洲综合 | 男女下面无遮挡一进一出| 国产香蕉一区二区三区在线视频| 99精品国产在热久久无毒不卡| 天天视频官网天天视频在线| 一本大道无香蕉综合在线 | 亚洲综合五月天欧美| 狠狠躁日日躁夜夜躁2022麻豆 | 欧美日韩国产手机在线观看视频| 亚洲精品自产拍在线观看| 电影在线观看视频| 免费a级毛视频| 男人扒开女人的腿做爽爽视频| 免费无码成人av在线播放不卡| 精品午夜一区二区三区在线观看 | 最近中文字幕完整版免费8| 亚洲午夜久久久精品影院| 欧美性受一区二区三区| 亚洲天堂电影在线观看| 欧美性猛交xxxx免费看蜜桃| 亚洲国产精品毛片AV不卡在线| 欧美又大粗又爽又黄大片视频|